Planarization needs for integrated circuit (IC) technology focus on feature-scale (100nm-1µm) and die-scale (5mm-20mm) dimensions. As three-dimensional (3D) integration moves from die-by-die assembly to wafer-level integration to provide a higher density of low electrical parasitic vertical interconnects (or vias), wafer-level planarization needs to be considered.
INTRODUCTION
Scaling of current devices and copper/low k eff interconnect technology continue to drive the performance improvement of current integrated circuit (IC) devices. The planarization needs for these technologies focus on feature level and die level planarization. As costs increase for scaling and low k eff technology reaches maturity, three-dimensional (3D) interconnect technology will be an attractive option for production of high performance ICs. Current 3D platforms consist of stacked die [1] and hybrid die-to-wafer [2] approaches offering small form factor options for many applications. As 3D progresses to wafer-to-wafer integration, planarization considerations will also need to focus on wafer level requirements [3] [4] . Several approaches to wafer-level 3D have been demonstrated, each with differing needs for planarization [5] [6] [7] [8] [9] . Here we will differentiate these approaches by their bonding process because this step controls the planarization requirements. Low temperature oxide-to-oxide bonding with atomically smooth oxide surface is an enabling step in an approach by IBM [7, 10] . A technology platform described by Intel and MIT [9, 11] employs planarized copper features for bonding with recessed field regions so that an air gap exists between unbonded areas. Adhesive bonding demonstrated by groups at Tohoku, Lincoln Labs, and RPI [5] [6] 8] have the advantage of taking up surface nonplanarity during the bond as described in [4] . All of these approaches involve wafer-towafer alignment, bonding, and thinning of the back side of the bonded pair. The via-first approaches employing copper-tocopper bonding offer additional process simplicity because inter-wafer interconnects are formed before the bonding step.
WAFER SCALE EFFECTS
Large-scale wafer nonplanarities can be split into two categories: those due to initial wafer fabrication including wafer bow, wafer warp, and total thickness variation (TTV) and those created during device fabrication including film stress induced wafer bow and warp, film step heights caused by patterning, and defects caused by particulate or surface contamination. Wafer-level 3D approaches add the following effects and constraints: during alignment wafers are brought into contact then separated before alignment, then aligned wafers are clamped at the edges and taken to a bonding chamber which provides controlled temperature, vacuum, and pressure parameters, and bonded pairs must have the bulk back side silicon thinned. Of these processes, the alignment and bonding are affected most by wafer scale nonplanarity, while the back side thinning step induces wafer scale nonplanarity issues which are best addressed by a three-step thinning process which stops on a buried oxide, i.e. an SOI approach [12] . During alignment and bonding, high bonding down-force and vacuum chucks are able to compensate for reasonable wafer bow and warp but the other effects must be considered as a constraint on the 3D approach employed. An advantage of adhesive bonding over oxide-to-oxide bonding is its ability to compensate for feature scale nonplanarities commonly seen in fully fabricated device wafers, including micron scale step heights. To Date, approaches utilizing only copper-to-copper 
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bonding have been constrained to structures with raised copper bonding areas. Finally, an approach utilizing both BCB and copper for bonding has been demonstrated recently [13] . This approach has the most stringent constraints on prebonding device planarization, but offers the mechanical advantages of adhesive bonding and the process simplicity of metal bonding. Figure 1 shows nonplanarity over three different length scales: 1a-c are scans over single level damascene patterned copper/BCB interconnect structures, while 1d shows unpatterned silicon at the wafer scale for comparison. Dishing and dielectric loss result in nonplanarity on the order of 0.1 µm at the device scale, nonplanarity due to dishing and erosion are approximately equal to wafer plus profilometer chuck TTV at the die scale, and wafer plus profilometer chuck TTV of about 3 µm dominates nonplanarity at the wafer scale. In addition to the wafer level effects described above, 3D technology has additional constraints on processing at the edge of the wafer. Edge effects such as edge chipping during the thinning step and edge bead during the bonding step can affect yield significantly, and needs differ for each technology platform. Significant edge chipping occurs during the back side thinning step if any portion of the wafer edge is not well supported. This constrains the bonding process to be well characterized with no edge exclusion. Oxide-to-oxide bonding has an advantage in this aspect because oxide processing, particularly thermal oxide, is one of the highest edge yielding processes in semiconductor fabrication. Copper-to-copper bonding could be at a slight disadvantage because electroplating can be nonuniform at the edge of a wafer and the tapered edge may not be well supported. Adhesive bonding involves spin coating an uncured material onto a wafer, resulting in an edge bead. For the uncured BCB-to-BCB adhesive processes, the edge bead is not a problem because the adhesive is able to reflow during the bond step. For the partially cured process with combined BCB-to-BCB and copper-to-copper bonding, the BCB is used as the bonding material at the edge of the wafer; since the edge is planarized during CMP processing, this process is viable when a well characterized copper/BCB CMP process is employed.
While wafer-level planarization for 3D ICs needs further research and development (as does alignment, bonding, and thinning), no show stoppers have been identified. In particular, the impact of wafer-scale planarization on post bonding waferto-wafer alignment needs further investigation. surface nonplanarity at the device scale dominated by dishing and dielectric loss, b) surface nonplanarity at the die scale with feature scale and wafer scale nonplanarity effects nearly equal, c) wafer scale surface nonplanarity dominated by wafer and chuck TTV, d) surface nonplanarity of an unpatterned silicon wafer [14] . All scans are leveled for consistency.
